Callisto S6 USB 3.1 FPGA Module

Callisto S6 USB 3.1 FPGA Module

SKU: NLFX1003

$647.99

Features

  • FPGA: AMD Spartan XC6SLX150 in FGG676 package
  • DDR3: 2Gb DDR3 (MT41J128M16HA-125:K or equivalent)
  • Flash memory: 128 Mb Quadbit SPI flash memory (N25Q128A13ESE40E)
  • 2 x 100MHz CMOS oscillator
  • USB 3.1 Gen1 @5Gbps (USB Type-C connector)
  • JTAG header for programming and debugging
  • 284 IOs for user-defined purposes
  • Onboard voltage regulators for single power rail operation

Applications

  • Signal Processing
  • Product Prototype Development
  • Communication devices development
  • Educational tool for Schools and Universities
  • Development and testing of custom embedded processors
  • Accelerated Computing Integration

Out of stock

Request For QuoteWanna Customize? Drop Us A Line!

 

Out of stock due to the unprecedented chip shortage

Lead time – 52 weeks or above

Callisto S6 is an easy-to-use FPGA Development board featuring the AMD Spartan 6 FPGA with 2Gb DDR3 SDRAM. This board contains the AMD XC6SLX150– FGG676 FPGA. The high-speed USB 3.1 interface (USB-C connector) provides a fast communication interface between FPGA and the host PC. The Development board also provides easy access to JTAG signals on a standard Xilinx Platform Cable compatible header. Callisto S6 provides the user with the flexibility of adding their own peripherals through IO Expansion Headers.

Features

  • FPGA: AMD Spartan XC6SLX150 in FGG676 package
  • DDR3: 2Gb DDR3 (MT41J128M16HA-125:K or equivalent)
  • Flash memory: 128 Mb Quadbit SPI flash memory (N25Q128A13ESE40E)
  • 2 x 100MHz CMOS oscillator
  • USB 3.1 Gen1 @5Gbps (USB Type-C connector)
  • JTAG header for programming and debugging
  • 12V DC power supply
  • A Push Button for the reset pin
  • 284 IOs for user-defined purposes
  • All user IOs are length matched and can be used as differential pairs
  • Onboard voltage regulators for single power rail operation

Applications

  • Signal Processing
  • Product Prototype Development
  • Communication devices development
  • Educational tool for Schools and Universities
  • Development and testing of custom embedded processors
  • Accelerated Computing Integration

callisto s6 header P1 pinout wired diagramcallisto s6 header P2 pinout wired diagram

General FAQs

Specifications

Attribute Value
Weight 0.8 lbs
Dimensions 6 × 4 × 1 in
Memory

Number Of GPIOs (Max)

Configuration Options

Non-Volatile Configuration Storage

N25Q128A13ESE40E

Number of Clock Sources

2

Communication

USB 3.1

Primary Clock Frequency

HTS

8542.39.0001

ECCN

3A991.d