








Block Diagram

Title: MimasA7		Revision: V 3.1	Numato Systems Pvt Ltd	
Size: A3	Project: MimasV3.PrjPcb			
Date: 28.07.2025	Time: 10:22:45	Sheet 1 of 13		
File: Block_Diagram.SchDoc				



DDR3

Title: MimasA7		Revision: V 3.1	Numato Systems Pvt Ltd	
Size: A3	Project: MimasV3.PrjPcb			
Date: 28.07.2025	Time: 10:22:45	Sheet 2 of 13		
File: DDR3.SchDoc				



A

B

C


D

A


B

C


D



XC7A50T-1FGG484C



XC7A50T-1FGG484C



XC7A50T-1FGG484C

FPGA I/O, Ethernet and FTDI Banks

Title: MimasA7		Revision: V 3.1	Numato Systems Pvt Ltd	
Size: A3	Project: MimasV3.PrjPcb			
Date: 28.07.2025	Time: 10:22:45	Sheet 4 of 13		
File: FPGA_B.SchDoc				

A

A

B









B

C

C

D

D



FPGA Configuration

Title: MimasA7	Revision: V 3.1	Numato Systems Pvt Ltd	
Size: A3	Project: MimasV3.PrjPcb		
Date: 28.07.2025	Time: 10:22:45		
File: FPGA_C.SchDoc	Sheet 5 of 13		

1

2

3


4

5

6

7

8



FPGA Power

A

B

C



D

A

B


C

D





GPI O Header

Title: MimasA7		Revision: V 3.1	Numato Systems Pvt Ltd	
Size: A3	Project: MimasV3.PrjPcb			
Date: 28.07.2025	Time: 10:22:46	Sheet 7 of 13		
File: GPIO.SchDoc				










FT2232H





Title: MimasA7		Revision: V 3.1	Numato Systems Pvt Ltd	
Size: A3	Project: MimasV3.PrjPcb			
Date: 28.07.2025	Time: 10:22:46	Sheet 9 of 13		
File: HDMI.SchDoc				





Push Button,DIP Switch,LEDs & 7 Segment Display

