







BLOCK DIAGRAM

DDR4



DECAP




TERMINATION


DDR REFERENCE CLOCK 100MHz

Title: DDR4		Revision: A0.0		
Size: A3	Project: mimas_au_plus_PyPeb			
Date: 17-07-2025	Time: 16:31:30	Sheet 2 of 11		
File: DDR4.SchDoc				

HP BANKS





FABRIC CLOCK 100MHz




Title: FPGA_A		Revision: A0.
Size: A3	Project: mimas_au_plus.PrjPcb	
Date: 17-07-2025	Time: 16:31:31	Sheet 3 of 11
File: FPGA_A.SchDoc		

HD BANKS







SPI FLASH





JTAG



EEPROM



FPGA Configuration




A




A




KSZ9031 RN X




RGM II MODE



PHY ADD




125 Mhz CLOCK OUTPUT ENABLE





▲ Pull down disables the 125 Mhz clock output from KSZ

LED mode









High : Single led mode
Low : Dual led mode




If using RJ45 & 1.8 VDDIO, a level shifting is required from 3.3V led to 1.8V


ETH POWER




Push Button




LEDs



DIP Switch




7 Segment Display




Push Button,DIP Switch,LEDs & 7 Segment Display

Title: 7 Segment Display	Revision: A0.0	
Size: A3	Project: mimas_au_plus.PyJcb	
Date: 17.07.2025	Time: 16:31:35	
File: 7_Segment_Display.SchDoc	Sheet 9 of 11	


INPUT POWER 5V0




FPGA POWER




MGTAVCC (0.9V)



DDR4 POWER



VIO POWER



FPGA POWER

