

Title: Block Diagram		Revision: A0.0	Numato Lab
Size: A3	Project: ElbertS7.PrjPcb		
Date: 24-07-2025	Time: 18:56:13	Sheet 1 of 8	
File: Block_Diagram.SchDoc			

DDR3



Title: DDR3		Revision: A0.0	Numato Lab
Size: A3	Project: ElbertS7.PrjPcb		
Date: 24-07-2025	Time: 18:56:14	Sheet 2 of 11	
File: DDR3.SchDoc			

FPGA Banks



Title: FPGA_A		Revision: A0.0	Numato Lab
Size: A3	Project: ElbertS7.PrjPcb		
Date: 24-07-2025	Time: 18:56:15	Sheet 3 of 11	
File: FPGA_A.SchDoc			

FPGA Power



Title: FPGA_B		Revision: A0.0
Size: A3	Project: ElbertS7.PrjPcb	
Date: 24-07-2025	Time: 18:56:16	Sheet 4 of 8
File: FPGA_B.SchDoc		

Numato Lab

FPGA Configuration



SPI FLASH



ADC Reference



RGB



CLOCK



JTAG



Title: FPGA_C		Revision: A0.0	Numato Lab
Size: A3	Project: ElbertS7.PrjPcb		
Date: 24-07-2025	Time: 18:56:17	Sheet 5 of 11	
File: FPGA_C.SchDoc			

PMOD_0



PMOD_1



PMOD_3



PMOD_2



MicroSD



LCD DISPLAY



AUDIO JACK



Title: Periperals		Revision: A0.0	
Size: A3	Project: ElbertS7.PrjPcb		
Date: 24-07-2025	Time: 18:56:18	Sheet 6 of 11	
File: Periperals.SchDoc			

Numato Lab

USB-C

FT2232H



Title: FT2232H		Revision: A0.0	Numato Lab
Size: A3	Project: ElbertS7.PrjPcb		
Date: 24-07-2025	Time:18:56:19	Sheet 7 of 11	
File: FT2232H.SchDoc			

LEDs



Switch



7 Segment Display



Title: 7 SEG		Revision: A0.0	Numato Lab
Size: A3	Project: ElbertS7.PrjPcb		
Date: 24-07-2025	Time: 18:56:20	Sheet 7 of 11	
File: 7 seg.SchDoc			

KSZ9031RNX



ETH POWER



RGMII MODE



PHY ADD



125 Mhz CLOCK OUTPUT ENABLE



LED mode







Title: ETHERNET		Revision: A0.0	
Size: A2	Project: ElbertS7.PrjPcb		
Date: 24-07-2025	Time: 18:56:21	Sheet 9 of 11	
File: Ethernet.SchDoc			

Numato Lab

HDMI OUT



Title: HDMI		Revision: A0.0	
Size: A3	Project: ElbertS7.PrjPcb		
Date: 24-07-2025	Time: 18:56:22	Sheet 10 of 11	
File: HDMI.SchDoc			

Numato Lab













Title: POWER SUPPLY		Revision: A0.0	Numato Lab
Size: A3	Project: ElbertS7.PrjPcb		
Date: 24-07-2025	Time: 18:56:23	Sheet 11 of 11	
File: Power_Supply.SchDoc			