





Block Diagram

Title: BLOCK DAIGRAM		Revision: A.00	Cannot open file C:\Users\Manasa\Downloads\LogoNL (2).png. File does not exist.
Size: A3	Project: Aller AU Plus.PrjPcb		
Date: 12-03-2025	Time: 10:04:43	Sheet 1 of 7	
File: BlockDiagram.SchDoc			





DDR4

A


B

C


D



DDR REFERENCE CLOCK 100MHz





DECAP





TERMINATION


Title: DDR4		Revision: A.00		Cannot open file C:\Users\user\Desktop\Template\image\NumatoSchTempl ate.png. File does not exist.
Size: A3	Project: Aller AU Plus.PrjPcb			
Date: 12-03-2025	Time: 10:04:45	Sheet 2 of 7		
File: DDR4.SchDoc				

M.2





TPM
















HP BANKS



GTH BANK 124



FPGA POWER



Title: FPGA PWR		Revision: A.00	Cannot open file C:\Users\user\Desktop\Template\image\NumatoSchTempl ate.png. File does not exist.
Size: A3	Project: Aller AU Plus.PjPcb		
Date: 12-03-2025	Time: 10:04:49	Sheet 7 of 7	
File: FPGA_PWR.SchDoc			