Xilinx Zynq FPGA Boards

Styx SODIMM

0 views May 17, 2023 milna-ms 0

Introduction

Styx SODIMM incorporates the AMD Zynq XC7Z020 chip, which seamlessly integrates programmable logic with a dual-core ARM Cortex-A9 processor. This integration provides a potent blend of hardware and software processing capabilities, all within a single chip. Zynq series feature a hard System on Chip (SoC) with an ARM core and the range of peripherals offered includes an extensive array of functionalities, such as UARTs, Ethernet controllers, USB ports, timers, interrupt controllers, and various other features. It has a seamless integration of the Processing System(PS) with the Programmable Logic (PL) in which the interaction between them is enabled by a high-bandwidth interface, ensuring communication and efficient data transfer between them. Styx SODIMM is specifically designed for the development and integration of FPGA based accelerated features into other larger designs. It opens up a vast realm of possibilities for implementing innovative solutions across a wide range of applications.

Yes No Suggest edit

Board Features

  • Device: XC7Z020 in CLG484 package, Speed Grade: -1
  • DDR3: 4Gb DDR3L (MT41K256M16TW-107 IT:P TR or equivalent)
  • Flash memory: 128 Mb Quad bit SPI flash memory (N25Q128A13EF840E)
  • 33 MHz CMOS oscillator
  • 100 MHz CMOS oscillator
  • Gigabit Ethernet, Real Time Clock, Trusted Platform Module
  • High-Speed USB 2.0 OTG interface.
  • Flash programming via JTAG and USB
  • Micro SD card slot for memory expansion
Yes No Suggest edit

Applications

  • Product Prototype Development
  • Accelerated computing integration
  • Custom Embedded platform
  • Signal Processing
  • Communication devices development
  • Educational tool for Schools and Universities
Yes No Suggest edit

Bank Pin Assignment

Yes No Suggest edit

Reference clock

BankPin No.Signal NameFunction
500F7PS_CLK_50033.33 MHz CLK
34B19IO_L13P_T2_MRCC_35100 MHz CLK
Yes No Suggest edit

DDR3L SDRAM

Styx SODIMM includes DDR3L memory technology which is the third generation of DDR memory technology designed to operate at lower voltage levels (1.35 V) compared to standard DDR3 modules. Styx SODIMM uses two micron MT41K256M16TW-107 IT:P TR memory, has a capacity of 256 megabits (Mbits) organized into 16 million addresses., totaling 1 GB of RAM. DDR3L is connected to PS section of Zynq-7000 AP SoC and has the speed up to 1866 MT/s.

Yes No Suggest edit

QSPI Flash

The Styx SODIMM has 128 Mb of Quad bit SPI flash memory. It is serial NOR flash which operates at the voltage of 3.3 V. SPI flash connects to the Zynq PS QSPI interface and serves as the Zynq SoC’s default boot device. QSPI flash memory can be increased to 8GB using eMMC flash (optional).

BankPin No.Signal NameFunction
500A1
PS_MIO1_500SPI_CS_N
500A2
PS_MIO2_500SPI_DQ[0]
500F6PS_MIO3_500SPI_DQ[1]
500E4PS_MIO4_500SPI_DQ[2]
500A3PS_MIO5_500SPI_DQ[3]
500A4PS_MIO6_500SPI_SCK
Yes No Suggest edit

Micro SD Card

The Styx SODIMM incorporates two micro-SD card slots, with one located in the SODIMM itself (SD) and the other on the carrier board (SD0). SD0 can be used to store non-volatile external memory as well as to boot the Zynq-7000 AP SoC. Both the slots are connected to the PS MIO banks and eMMC flash can be multiplexed with SD pins.

BankPin No.Signal NameFunction
500G7PS_MIO10_500SD_DAT3
500B4PS_MIO11_500SD_DAT2
500C5PS_MIO12_500SD_DAT1
500A6PS_MIO13_500SD_DAT0
500B6PS_MIO14_500SD_CMD
500E6PS_MIO15_500SD_CLK
BankPin No.Signal NameFunction
501E14PS_MIO40_501SD0_CLK
501C8PS_MIO41_501SD0_CMD
501D8PS_MIO42_501SD0_DAT0
501B11PS_MIO43_501SD0_DAT1
501E13PS_MIO44_501SD0_DAT2
501B9PS_MIO45_501SD0_DAT3
Yes No Suggest edit

eMMC Flash

Styx SODIMM supports eMMC Flash and is multiplexed with micro-SD card slot pins in SODIMM. It can be used as additional storage for SPI flash and as a secondary boot device. It operates at a voltage level of 3.3 V and supports up to 4 bit mode.

Yes No Suggest edit

Ethernet

Styx SODIMM implements single-Chip 10/100/1000 Mbps Ethernet Transceiver, with 1.8 V operating voltage. It provides the Reduced Gigabit Media Independent Interface (RGMII) and is connected to the PS MIO bank in Zynq-7000 AP SOC.

BankPin No.Signal NameFunction
501D6PS_MIO16_501ETH_TXCLK
501E9PS_MIO17_501ETH_TXD0
501A7PS_MIO18_501ETH_TXD1
501E10PS_MIO19_501ETH_TXD2
501A8PS_MIO20_501ETH_TXD3
501F11PS_MIO21_501ETH_TXCTL
501A14PS_MIO22_501ETH_RXCLK
501E11PS_MIO23_501ETH_RXD0
501B7PS_MIO24_501ETH_RXD1
501F12PS_MIO25_501ETH_RXD2
501A13PS_MIO26_501ETH_RXD3
501D7PS_MIO27_501ETH_RXCTL
501D10PS_MIO52_501ETH_MDC
501C12PS_MIO53_501ETH_MDIO
Yes No Suggest edit

USB 2.0 OTG

Styx SODIMM support high speed USB 2.0 On-The-Go (OTG) transceiver in 24 MHz operating frequency. OTG technology supports both device and host modes. The ULPI (UTMI+ Low Pin Interface) protocol is utilized to establish a connection between MIO (Multi-Function Input/Output) pins and the PHY (Physical Layer) component.

BankPin No.Signal NameFunction
501A12PS_MIO28_501USB_D4
501E8PS_MIO29_501USB_DIR
501A11PS_MIO30_501USB_STP
501F9PS_MIO31_501USB_NXT
501C7PS_MIO32_501USB_D0
501G13PS_MIO33_501USB_D1
501B12PS_MIO34_501USB_D2
501F14PS_MIO35_501USB_D3
501A9PS_MIO36_501USB_CLK
501B14PS_MIO37_501USB_D5
501F13PS_MIO38_501USB_D6
501C13PS_MIO39_501USB_D7
Yes No Suggest edit

Trusted Platform Module

The Trusted Platform Module(TPM) is an integrated security module for hardware authentication. The security module is used primarily for cryptographic key generation, key storage and key management as well as generation and secure storage for digital certificates.

BankPin No.Signal NameFunction
33W16IO_L14P_T2_SRCC_33TPM_CLK
33Y16IO_L14N_T2_SRCC_33TPM_CS
33U15IO_L15P_T2_DQS_33TPM_RST
33U16IO_L15N_T2_DQS_33TPM_MISO
33U17IO_L16P_T2_33TPM_MOSI
Yes No Suggest edit

Real Time Clock

Styx SODIMM includes Real Time Clock (RTC), an integral part of electronic devices that operates independently of the device to accurately track real-world time. It is connected to PL IO pins and has an operating voltage of 3.3 V.

BankPin No.Signal NameFunction
34M19IO_L13P_T2_MRCC_34RT_SCL
34M20IO_L13N_T2_MRCC_34RT_SDA
Yes No Suggest edit

MAC EEPROM

Styx SODIMM features MAC ID EEPROM, which is a memory chip that stores the unique MAC address of a network interface. It is a non-volatile memory that interfaces with PS of Zynq-7000 AP SoC.  It operates at a voltage of 1.8 V.

BankPin No.Signal NameFunction
501D11PS_MIO48_501MAC_SCL
501C14PS_MIO49_501MAC_SDA
Yes No Suggest edit

UART

Styx SODIMM have UART interface connected to PS UART peripheral of the device. UART offer a flexible and user-friendly solution for incorporating serial communication interfaces, facilitating seamless data exchange with external devices across a diverse array of applications.

BankPin No.Signal NameFunction
501D13PS_MIO50_501UART_RX
501C10PS_MIO51_501UART_TX
Yes No Suggest edit

I2C

Styx SODIMM offers I2C communication through PS I2C peripheral and offers a flexible and efficient solution for establishing communication with various peripheral devices using the I2C protocol. It has a operating voltage of 1.8 V.

BankPin No.Signal NameFunction
501D12PS_MIO46_501I2C_SCL
501B10PS_MIO47_501I2C_SDA
Yes No Suggest edit

CAN

Styx SODIMM includes a second generation high-speed CAN transceiver with an operating voltage of 3.3 V. It has a data rate of 8 Mbps in normal mode and is linked to PS MIO of Zynq-7000 AP SoC.

BankPin No.Signal NameFunction
500E5PS_MIO8_500CAN_RXD
500G4PS_MIO9_500CAN_TXD
Yes No Suggest edit

RGB LED

Styx SODIMM features one RGB LED which can be used for custom or debug purposes.

Yes No Suggest edit

Programming QSPI Flash

Programming the QSPI Flash for the Zynq series is slightly different than Series-7 FPGAs. There is a tutorial on how to flash and boot Styx from QSPI (as well as SD Card).

Link: Styx: Boot from SD card and QSPI flash

eMMC can be used as additional storage space for QSPI. It can provide up to 8GB of additional memory. The QSPI flash serves as the primary boot device, while the SD card and eMMC function as secondary boot devices.

Yes No Suggest edit

Petalinux

PetaLinux is an open-source Linux operating system that offers a simplified process for configuring, constructing, and customizing Linux distributions to meet the specific needs of Zynq-7000 devices. PetaLinux provides an extensive collection of device drivers, granting convenient access to a wide array of peripherals and interfaces present on Zynq-7000 devices. These peripherals encompass UARTs, Ethernet controllers, USB ports, I2C, SPI, and numerous others, empowering developers to utilize the complete range of functionalities offered by the Zynq-7000 platform.

Styx SODIMM can be utilized for creating Petalinux based FPGA projects. You can find a demonstration of a HelloWorld project created using PetaLinux by following the link provided here.

Yes No Suggest edit

Technical Specifications

Parameter *ValueUnit
Basic Specifications
Number of GPIOs150 + 8 (Max)
On-board oscillator frequency33.33MHz
On-board oscillator frequency (ASEM1-100.000MHZ-LC-T)100MHz
DDR3 Capacity1GB
Quad SPI Flash Memory (N25Q128A13ESE40E)128Mb
Power supply voltage (External)5 - 12V
Programmable Logic Specifications
Internal supply voltage relative to GND-0.5 to 1.1V
Auxiliary supply voltage relative to GND-0.5 to 2.0V
Output drivers supply voltage relative to GND-0.5 to 3.6V
Processing Section Specifications
PS MIO I/O supply voltage (VCCO_MIO)-0.5 to 3.6V
PS MIO I/O input voltage-0.40 to VCCO_MIO + 0.55V
PS DDR I/O input voltage-0.55 to VCCO_DDR + 0.55V
Maximum Processor Frequency667MHz

* All parameters considered nominal. Numato Systems Pvt Ltd reserves the right to modify products without notice.

Yes No Suggest edit

SODIMM PCB Edge Connector Pinout Map

SignalSODIMM Pin (Top)SODIMM Pin (Bottom)Signal
GND12GPHY_ATXRX_N
NC34GPHY_ATXRX_P
GND56GPHY_BTXRX_N
PL_IO_L19N_T3_VREF_1378GPHY_BTXRX_P
PL_IO_L19P_T3_13910P1_2
GPHY_LINK_LED21112GPHY_ACTIVITY_LED1
GND1314GPHY_CTXRX_N
GPHY_DTXRX_N1516GPHY_CTXRX_P
GPHY_DTXRX_P1718PL_IO_L11N_T1_SRCC_13
PL_IO_L11P_T1_SRCC_131920VIN_3V3
PL_IO_L22P_T3_132122PL_IO_L15P_T2_DQS_13
PL_IO_L22N_T3_132324PL_IO_L15N_T2_DQS_13
NC2526PL_IO_L12P_T1_MRCC_13
GND2728PL_IO_L12N_T1_MRCC_13
PL_IO_L20P_T3_132930PL_IO_18P_T2_13
PL_IO_L20N_T3_133132VIN_3V3
PL_IO_L18N_T2_133334PL_IO_L1N_T0_34
PL_IO_L2N_T0_343536PL_IO_L1P_T0_34
PL_IO_L2P_T0_343738PL_IO_L10N_T1_34
PL_IO_L10P_T1_343940GND
GND4142PL_IO_L18N_T2_34
PL_IO_L23N_T3_344344PL_IO_L18P_T2_34
PL_IO_L23P_T3_344546VIN_3V3
P2_24748PL_IO_L17N_T2_13
NC4950PL_IO_L17P_T2_13
GND5152PL_IO_L13N_T2_MRCC_13
PL_IO_L14N_T2_SRCC_135354PL_IO_L13P_T2_MRCC_13
PL_IO_L14P_T2_SRCC_135556PL_IO_L21N_T3_DQS_13
PL_IO_L16N_T2_135758PL_IO_L21P_T3_DQS_13
PL_IO_L16P_T2_135960VIN_3V3
PL_IO_L8N_T1_346162PL_IO_L4N_T0_34
PL_IO_L8P_T1_346364PL_IO_L4P_T0_34
GND6566PL_IO_L7N_T1_34
PL_IO_L11N_T1_SRCC_346768PL_IO_L7P_T1_34
PL_IO_L11P_T1_SRCC_346970PL_IO_L17P_T2_34
PL_IO_L6N_T0_VREF_347172VIN_3V3
PL_IO_L6P_T0_347374PL_IO_L17N_T2_34
P1_77576P2_5
USB_OTG_ID7778USB_PWR_EN
GND7980PL_IO_L3P_T0_DQS_PUDC_B_34
USB_OTG_DP8182NC
USB_OTG_DM8384NC
NC8586PL_IO_L9P_T1_DQS_34
NC8788VIN_3V3
PL_IO_L9N_T1_DQS_348990PL_IO_L12P_T1_MRCC_34
P2_19192PL_IO_L12N_T1_MRCC_34
P1_49394PL_IO_L22P_T3_34
GND9596PL_IO_L22N_T3_34
PL_IO_L5P_T0_349798PL_IO_L21P_T3_DQS_34
PL_IO_L5N_T0_3499100PL_IO_L21N_T3_DQS_34
PL_IO_L20P_T3_34101102PL_IO_L16P_T2_34
PL_IO_L20N_T3_34103104PL_IO_L16N_T2_34
GPIO48_PS_MIO48_501105106VIN_3V3
SD0_DATA0(PS_MIO42_501)107108SD0_CMD(PS_MIO41_501)
SD0_CLK(PS_MIO40_501)109110P2_6
SD0_DATA1(PS_MIO43_501)111112SD0_DATA2(PS_MIO44_501)
GND113114SD0_DATA3(PS_MIO45_501)
I2C0_SDA(PS_MIO47_501)115116I2C0_SCL(PS_MIO46_501)
UART0_RX(PS_MIO50_501)117118UART0_TX(PS_MIO51_501)
PL_IO_L14N_T2_SRCC_34119120PL_IO_L15N_T2_DQS_34
PL_IO_L14P_T2_SRCC_34121122PL_IO_L15P_T2_DQS_34
P1_8123124VIN_3V3
PL_IO_L23P_T3_35125126PL_IO_L21P_T3_DQS_AD14P_35
NC127128NC
NC129130NC
GND131132PL_IO_L22N_T3_AD7N_35
PL_IO_L23N_T3_35133134PL_IO_L20P_T3_AD6P_35
NC135136PL_IO_L12P_T1_MRCC_35
NC137138PL_IO_L22P_T3_AD7P_35
PL_IO_L24P_T3_AD15P_35139140P2_8
NC141142VIN_3V3
PL_IO_L8N_T1_AD10N_35143144P2_7
PL_IO_L8P_T1_AD10P_35145146PL_IO_L7P_T1_AD2P_35
PL_IO_L7N_T1_AD2N_35147148PL_IO_L9P_T1_DQS_AD3P_35
PL_IO_L9N_T1_DQS_AD3N_35149150PL_IO_L11P_T1_SRCC_35
GND151152PL_IO_L14P_T2_AD4P_SRCC_35
PL_IO_L10N_T1_AD11N_35153154PL_IO_L10P_T1_AD11P_35
P1_3155156P2_3
PL_IO_25_35157158PL_IO_L12N_T1_MRCC_35
PL_IO_L14N_T2_AD4N_SRCC_35159160VIN_3V3
P1_1161162PL_IO_L17P_T2_AD5P_35
PL_IO_L24N_T3_AD15N_35163164PL_IO_L17N_T2_AD5N_35
PL_IO_L18N_T2_AD13N_35165166PL_IO_L20N_T3_AD6N_35
P1_5167168P2_4
GND169170PL_IO_L15P_T2_DQS_AD12P_35
PL_IO_L18P_T2_AD13P_35171172PL_IO_L15N_T2_DQS_AD12N_35
P1_6173174PL_IO_L1P_T0_AD0P_35
PL_IO_L5P_T0_AD9P_35175176PL_IO_L4P_T0_35
PL_IO_L3N_T0_DQS_AD1N_35177178PL_IO_L4N_T0_35
PL_IO_L5N_T0_AD9N_35179180VIN_3V3
PL_IO_L3P_T0_DQS_AD1P_35181182NC
VRTC183184NC
GND185186GND
n_RST_IN187188NC
PL_IO_L1N_T0_AD0N_35189190PL_IO_L2N_T0_AD8N_35
JTAG_TDO191192VIN_3V3
NC193194PL_IO_0_35
JTAG_TDI195196PL_IO_L2P_T0_AD8P_35
JTAG_TCK197198GND
JTAG_TMS199200VBUS1
Yes No Suggest edit
Suggest Edit